DS05-10182-2E

MEMORY

CMOS 1M × 16 BIT HYPER PAGE MODE DYNAMIC RAM

MB8116165A-60/-70

CMOS 1,048,576 × 16 BIT Hyper Page Mode Dynamic RAM

■ DESCRIPTION

The Fujitsu MB8116165A is a fully decoded CMOS Dynamic RAM (DRAM) that contains 16,777,216 memory cells accessible in 16-bit increments. The MB8116165A features a "hyper page" mode of operation whereby high-speed random access of up to 256-bits of data within the same row can be selected. The MB8116165A DRAM is ideally suited for mainframe, buffers, hand-held computers video imaging equipment, and other memory applications where very low power dissipation and high bandwidth are basic requirements of the design. Since the standby current of the MB8116165A is very small, the device can be used as a non-volatile memory in equipment that uses batteries for primary and/or auxiliary power.

The MB8116165A is fabricated using silicon gate CMOS and Fujitsu's advanced four-layer polysilicon and two-layer aluminum process. This process, coupled with advanced stacked capacitor memory cells, reduces the possibility of soft errors and extends the time interval between memory refreshes. Clock timing requirements for the MB8116165A are not critical and all inputs are TTL compatible.

■ PRODUCT LINE & FEATURES

Param	neter	MB8116165A-60	MB8116165A-70	
RAS Access Time		60 ns max.	70 ns max.	
Random Cycle Time	A. Y	104 ns min. 124 ns min.		
Address Access Time		30 ns max.	35 ns max.	
CAS Access Time		15 ns max. 17 ns min.		
Hyper Page Mode Cycle Ti	me	25 ns min.	30 ns min.	
Low Power Dissipation	Operating current	550 mW max.	495 mW max.	
	Standby current	11 mW max. (TTL level)/5.5 mW max. (CMOS leve		

- 1,048,576 words × 16 bit organization
- Silicon gate, CMOS, Advanced Stacked Capacitor Cell
- · All input and output are TTL compatible
- 4096 refresh cycles every 65.6 ms
- · Self refresh function

- Early Write or OE controlled write capability
- RAS-only, CAS-before-RAS, or Hidden Refresh
- Hyper Page Mode, Read-Modify-Write capability
- On chip substrate bias generator for high performance


This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

■ ABSOLUTE MAXIMUM RATINGS (See WARNING)

Parameter	Symbol	Value	Unit
Voltage at any pin relative to Vss	VIN, VOUT	-0.5 to +7.0	V
Voltage of Vcc supply relative to Vss	Vcc	-0.5 to +7.0	V
Power Dissipation	Po	1.0	W
Short Circuit Output Current	Іоит	-50 to +50	mA
Operating Temperature	Торе	0 to 70	°C
Storage Temperature	Тѕтс	-55 to +125	°C


WARNING: Permanent device damage may occur if the above **Absolute Maximum Ratings** are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability

■ PACKAGE



Package and Ordering Information

- 42-pin plastic (400 mil) SOJ, order as MB8116165A-xxPJ
- 50-pin plastic (400 mil) TSOP-II with normal bend leads, order as MB8116165A-xxPFTN




■ CAPACITANCE


 $(T_A = 25^{\circ}C, f = 1 \text{ MHz})$

Parameter	Symbol	Max.	Unit
Input Capacitance, A ₀ toA ₁₁	C _{IN1}	6	pF
Input Capacitance, RAS, LCAS, UCAS, WE, OE	C _{IN2}	6	pF
Input/Output Capacitance, DQ1 to DQ16	CDQ	7	pF

■ PIN ASSIGNMENTS AND DESCRIPTIONS



Designator	Function				
A ₀ to A ₁₁	Address inputs row: A ₀ to A ₁₁ column: A ₀ to A ₇ refresh: A ₀ to A ₁₁				
RAS	Row address strobe				
<u>LCAS</u>	Lower column address strobe				
UCAS	Upper column address strobe				
WE	Write enable				
ŌĒ	Output enable				
DQ1 to DQ16	Data Input/Output				
Vcc	+5.0 volt power supply				
Vss	Circuit ground				
N.C.	No connection				



■ RECOMMENDED OPERATING CONDITIONS

Parameter	Notes	Symbol	Min.	Тур.	Max.	Unit	Ambient Operating Temp.	
Spally Voltage		Vcc	4.5	5.0	5.5	W		
Spply Voltage		Vss	0	0	0	, v		
Input High Voltage, all inputs	1	ViH	2.4	_	6.5	V	0°C to +70°C	
Input Low Voltage, all inputs/outputs*	1	VıL	-0.3	_	0.8	V		

^{*:} Undershoots of up to -2.0 volts with a pulse width not exceeding 20ns are acceptable.

■ FUNCTIONAL OPERATION

ADDRESS INPUTS

Twenty input bits are required to decode any sixteen of 16,777,216 cell addresses in the memory matrix. Since only twelve address bits (A_0 to A_{11}) are available, the column and row inputs are separately strobed by \overline{LCAS} or \overline{UCAS} and \overline{RAS} as shown in Figure 1. First, twelve row address bits are input on pins A_0 -through- A_{11} and latched with the row address strobe (\overline{RAS}) then, eight column address bits are input and latched with the column address strobe (\overline{LCAS} or \overline{UCAS}). Both row and column addresses must be stable on or before the falling edges of \overline{RAS} and \overline{LCAS} or \overline{UCAS} , respectively. The address latches are of the flow-through type; thus, address information appearing after t_{RAH} (min) + t_T is automatically treated as the column address.

WRITE ENABLE

The read or write mode is determined by the logic state of \overline{WE} . When \overline{WE} is active Low, a write cycle is initiated; when \overline{WE} is High, a read cycle is selected. During the read mode, input data is ignored.

DATA INPUT

Input data is written into memory in either of three basic ways: an early write cycle, an \overline{OE} (delayed) write cycle, and a read-modify-write cycle. The falling edge of \overline{WE} or \overline{LCAS} / \overline{UCAS} , whichever is later, serves as the input data-latch strobe. In an early write cycle, the input data of $\overline{DQ_1}$ - $\overline{DQ_8}$ is strobed by \overline{LCAS} and $\overline{DQ_9}$ - $\overline{DQ_{16}}$ is strobed by \overline{UCAS} , and the setup/hold times are referenced to each \overline{LCAS} and \overline{UCAS} because \overline{WE} goes Low before \overline{LCAS} / \overline{UCAS} ; thus, input data is strobed by \overline{WE} and all setup/hold times are referenced to the write-enable signal.

DATA OUTPUT

The three-state buffers are TTL compatible with a fanout of two TTL loads. Polarity of the output data is identical to that of the input; the output buffers remain in the high-impedance state until the column address strobe goes Low. When a read or read-modify-write cycle is executed, valid outputs and High-Z state are obtained under the following conditions:

 t_{RAC} : from the falling edge of \overline{RAS} when t_{RCD} (max) is satisfied.

tcac: from the falling edge of LCAS (for DQ1-DQ8) UCAS (for DQ9-DQ16) when tRCD is greater than tRCD (max).

taa : from column address input when trad is greater than trad (max), and trad (max) is satisfied.

toea: from the falling edge of \overline{OE} when \overline{OE} is brought Low after trac, tcac, or taa.

to EZ: from \overline{OE} inactive.

toff : from CAS inactive while RAS inactive.

toff : from RAS inactive while CAS inactive.

twez : from WE active while CAS inactive.

The data remains valid after either \overline{OE} is inactive, or both \overline{RAS} and \overline{LCAS} (and/or \overline{UCAS}) are inactive, or \overline{CAS} is reactived. When an early write is executed, the output buffers remain in a high-impedance state during the entire cycle.

HYPER PAGE MODE OPERATION

The hyper page mode operation provides faster memory access and lower power dissipation. The hyper page mode is implemented by keeping the same row address and strobing in successive column addresses. To satisfy these conditions, \overline{RAS} is held Low for all contiguous memory cycles in which row addresses are common. For each page of memory (within column address locations), any of 256×16-bits can be accessed and, when multiple MB8116165As are used, \overline{CAS} is decoded to select the desired memory page. Hyper page mode operations need not be addressed sequentially and combinations of read, write, and/or read-modify-write cycles are permitted. Hyper page mode features that output remains valid when \overline{CAS} is inactive until \overline{CAS} is reactivated.

■ DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.) Notes 3

Danama ata	Parameter Notes		O a malistica na		Value		11:4:4
Paramete	er Notes	Conditions	Min.	Тур.	Max.	Unit	
Output high voltage	1	Vон	Iон = −5.0 mA	2.4	_	_	.,
Output low voltage	1	Vol	IoL = +4.2 mA	_	_	0.4	V
Input leakage currer	nt (any input)	lı(L)	$0 \text{ V} \leq V_{\text{IN}} \leq V_{\text{CC}};$ $4.5 \text{ V} \leq V_{\text{CC}} \leq 5.5 \text{ V};$ $V_{\text{SS}} = 0 \text{ V};$ All other pins not under test = 0 V	-10	_	10	μА
Output leakage curr	Output leakage current		0 V ≤ V _{OUT} ≤ V _{CC} ; Data out disabled	-10		10	
Operating current (Average power	MB8116165A-60	lcc ₁	RAS, LCAS & UCAS cycling;			100	- mA
supply current) 2	MB8116165A-70	ICC1	trc = min			90	
Standby current (Power supply	TTL level	lcc2	RAS = LCAS = UCAS = VIH		_	2.0	mA
current)	CMOS level	ICC2	$\overline{RAS} = \overline{LCAS} = \overline{UCAS} \ge Vcc -0.2V$			1.0	
Refresh current #1 (Average power	MB8116165A-60	lass	LCAS = UCAS = VIH, RAS cycling;			100	
supply current) 2	MB8116165A-70	- Іссз	trc = min	_	_	90	mA
Hyper Page Mode	MB8116165A-60		RAS = V _I , <u>LCAS</u> / <u>UCAS</u> cycling;			100	A
Current 2	MB8116165A-70	lcc4	thec = min	_		90	mA
Refresh current #2 (Average power	MB8116165A-60		RAS cycling;			90	mA
supply current) 2	MB8116165A-70	- Icc5	CAS-before-RAS; trc = min	_	_	80	
Refresh current #3	MB8116165A-60	laas	RAS = VIL, CAS = VIL			1000	
(Average power supply current)	MB8116165A-70	lcc ₉	Self refresh;	-	_	1000	μΑ

■ AC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) Notes 3, 4, 5

		NI 4		MB8116	165A-60	MB8116	165A-70	
No.	Parameter	Notes	Symbol	Min.	Max.	Min.	Max.	Unit
1	Time Between Refresh		tref	_	65.6	_	65.6	ms
2	Random Read/Write Cycle Time		t RC	104	_	124	_	ns
3	Read-Modify-Write Cycle Time		trwc	138	_	162	_	ns
4	Access Time from RAS	6, 9	t rac	_	60	_	70	ns
5	Access Time from CAS	7, 9	t cac	_	15	_	17	ns
6	Column Address Access Time	8, 9	t AA	_	30	_	35	ns
7	Output Hold Time		tон	3	_	3	_	ns
8	Output Hold Time from CAS		tонс	5	_	5	_	ns
9	Output Buffer Turn On Delay Time		t on	0	_	0	_	ns
10	Output Buffer Turn Off Delay Time	10	toff	_	15	_	17	ns
11	Output Buffer Turn Off Delay Time from RAS	10	tofr	_	15	_	17	ns
12	Output Buffer Turn Off Delay Time from WE	10	twez	_	15	_	17	ns
13	Transition Time		t⊤	1	50	1	50	ns
14	RAS Precharge Time		t RP	40	_	50	_	ns
15	RAS Pulse Width		t ras	60	100000	70	100000	ns
16	RAS Hold Time		t RSH	15	_	17	_	ns
17	CAS to RAS Precharge Time	21	t CRP	5	_	5	_	ns
18	RAS to CAS Delay Time	11, 12, 22	trcd	14	45	14	53	ns
19	CAS Pulse Width		tcas	10	_	13	_	ns
20	CAS Hold Time		tсsн	40	_	50	_	ns
21	CAS Precharge Time (Normal)	19	t CPN	10	_	10	_	ns
22	Row Address Set Up Time		t asr	0	_	0	_	ns
23	Row Address Hold Time		t rah	10	_	10	_	ns
24	Column Address Set Up Time		tasc	0	_	0	_	ns
25	Column Address Hold Time		t CAH	10	_	10	_	ns
26	Column Address Hold Time from F	RAS	t ar	24	_	24	_	ns
27	RAS to Column Address Delay Time	13	t rad	12	30	12	35	ns
28	Column Address to RAS Lead Time		t ral	30	_	35	_	ns
29	Column Address to CAS Lead Time		t CAL	23	_	28	_	ns
30	Read Command and Set Up Time		t RCS	5		5		ns

(Continued)

NI-	Bonomoton	Natas	Comple al	MB8116	165A-60	MB8116	165A-70	11
No.	Parameter	Notes	Symbol	Min.	Max.	Min.	Max.	Unit
31	Read Command Hold Time Referenced to RAS	14	t rrh	0	_	0	_	ns
32	Read Command Hold Time Referenced to CAS	14	t rch	0	_	0	_	ns
33	Write Command Set Up Time	15	twcs	0	_	0	_	ns
34	Write Command Hold Time		twcн	10	_	10	_	ns
35	Write Hold Time from RAS		twcr	24	_	24	_	ns
36	WE Pulse Width		t wp	10	_	10	_	ns
37	Write Command to RAS Lead Time		t RWL	15	_	17	_	ns
38	Write Command to CAS Lead Time		tcwL	10	_	13	_	ns
39	DIN Set Up Time		tos	0	_	0	_	ns
40	DIN Hold Time		tон	10	_	10	_	ns
41	Data Hold Time from RAS		t DHR	24	_	24	_	ns
42	RAS to WE Delay Time	20	t RWD	77	_	89	_	ns
43	CAS to WE Delay Time	20	tcwd	32	_	36	_	ns
44	Column Address to WE Delay Time	20	tawd	47	_	54	_	ns
45	RAS Precharge Time to CAS Active Time (Refresh Cycles)		t RPC	5	_	5	_	ns
46	CAS Set Up Time for CAS- before-RAS Refresh		t csr	0	_	0	_	ns
47	CAS Hold Time for CAS-before- RAS Refresh		t chr	10	_	12	_	ns
48	Access Time from OE	9	t oea	_	15		17	ns
49	Output Buffer Turn Off Delay from OE	10	toez	_	15	_	17	ns
50	OE to RAS Lead Time for Valid Data		toel	10	_	10	_	ns
51	OE to CAS Lead Time		tcol	5	_	5	_	ns
52	OE Hold Time Referenced to WE	16	tоен	5	_	5	_	ns
53	OE to Data in Delay Time		toed	15	_	17	_	ns
54	RAS to Data in Delay Time		trdd	15	_	17	<u> </u>	ns
55	CAS to Data in Delay Time		tcdd	15	_	17	_	ns
56	D _{IN} to CAS Delay Time	17	t dzc	0	_	0	_	ns
57	D _{IN} to OE Delay Time	17	t DZO	0	_	0	_	ns
58	OE Precharge Time		toep	8	_	8	_	ns
59	OE Hold Time Referenced to CAS		t oech	10	_	10	_	ns
60	WE Precharge Time		t wpz	8	_	8	_	ns


(Continued)

(Continued)

No.	Parameter Notes	Symbol	MB8116	165A-60	MB8116	165A-70	Unit
NO.	Farameter Notes	Syllibol	Min.	Max.	Min.	Max.	
61	WE to Data In Delay Time	twed	15	_	17	_	ns
62	Hyper Page Mode RAS Pulse Width	t rasp	_	100000	_	100000	ns
63	Hyper Page Mode Read/Write Cycle Time	t HPC	25	_	30	_	ns
64	Hyper Page Mode Read-Modify-Write Cycle Time	t HPRWC	69	_	79	_	ns
65	Access Time from CAS Precharge 9, 18	t CPA	_	35	_	40	ns
66	Hyper Page Mode CAS Precharge Time	t CP	10	_	10	_	ns
67	Hyper Page Mode RAS Hold Time from CAS Precharge	t RHCP	35	_	40	_	ns
68	Hyper Page Mode CAS Precharge to WE Delay Time	t CPWD	52	_	59	_	ns

Notes:1. Referenced to Vss.

- 2. lcc depends on the output load conditions and cycle rates; The specified values are obtained with the output open.
 - lcc depends on the number of address change as $\overline{RAS} = V_{IL} \, \overline{UCAS} = V_{IH}$, $\overline{LCAS} = V_{IH}$ and $V_{IL} > -0.3V$. lcc1, lcc3 lcc4 and lcc5 are specified at one time of address change during $\overline{RAS} = V_{IL}$ and $\overline{UCAS} = V_{IH}$, $\overline{LCAS} = V_{IH}$.
 - Icc2 is specified during $\overline{RAS} = V_{IH}$ and $V_{IL} > -0.3V$.
- 3. An initial pause ($\overline{RAS} = \overline{CAS} = V_{IH}$) of 200 μs is required after power-up followed by any eight \overline{RAS} -only cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of eight \overline{CAS} -before- \overline{RAS} initialization cycles instead of 8 \overline{RAS} cycles are required.
- 4. AC characteristics assume $t_T = 2$ ns.
- 5. V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Also transition times are measured between V_{IH} (min) and V_{IL} (max).
- 6. Assumes that t_{RCD} ≤ t_{RCD} (max), t_{RAD} ≤ t_{RAD} (max). If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will be increased by the amount that t_{RCD} exceeds the value shown. Refer to Fig.2 and 3.
- 7. If $trcd \ge trcd$ (max), $trad \ge trad$ (max), and $tasc \ge taa tcac t$, access time is tcac.
- 8. If trad \geq trad (max) and tasc \leq taa -tcac- tt, access time is taa.
- 9. Measured with a load equivalent to two TTL loads and 50 pF.
- 10. toff, toff, twez and toez are specified that output buffer change to high-impedance state.
- 11. Operation within the tRCD (max) limit ensures that tRAC (max) can be met. tRCD (max) is specified as a reference point only; if tRCD is greater than the specified tRCD (max) limit, access time is controlled exclusively by tCAC or tAA.
- 12. t_{RCD} (min) = t_{RAH} (min) + $2t_{T}$ + t_{ASC} (min).
- 13. Operation within the trad (max) limit ensures that trac (max) can be met. trad (max) is specified as a reference point only; if trad is greater than the specified trad (max) limit, access time is controlled exclusively by trac or trad.
- 14. Either trrh or trch must be satisfied for a read cycle.
- 15. twcs is specified as a reference point only. If twcs ≥ twcs (min) the data output pin will remain High-Z state through entire cycle.
- 16. Assumes that twcs < twcs (min).
- 17. Either tozc or tozo must be satisfied.
- 18. tcpa is access time from the selection of a new column address (that is caused by changing both UCAS and LCAS from "L" to "H"). Therefore, if tcp is long, tcpa is longer than tcpa (max).
- 19. Assumes that CAS-before-RAS refresh.
- 20. twcs, tcwb, trwb, tawb and tcpwb are not restrictive operating parameters. They are included in the data sheet as an electrical characteristic only. If twcs ≥ twcs (min), the cycle is an early write cycle and Dout pin will maintain high impedance state through-out the entire cycle. If tcwb ≥ tcwb (min), trwb ≥ trwb (min), trwb ≥ trwb (min) and tcpwb ≥ tcpwb (min) the cycle is a read-modify-write cycle and data from the selected cell will appear at the Dout pin. If neither of the above conditions is satisfied, the cycle is a delayed write cycle and invalid data will appear the Dout pin, and write operation can be executed by satisfying trwb, tcwb, and trab specifications.
- 21. The last \overline{CAS} rising edge.
- 22. The first CAS falling edge.




■ FUNCTIONAL TRUTH TABLE

		Clo	ock In	put		Add	ress	Ir	nput/Ou	tput Da	ta		
Operation Mode	RAS	LCA S	U <u>C</u> A	WE	ŌĒ	Row	Col-	DQ₁ t	o DQ8	DQ ₉ to DQ ₁₆		Refres h	Note
	KAS	S	S	VVE	OE	ROW	umn	Input	Output	Input	Output		
Standby	Н	Н	Н	Х	Х	_	_	_	High-Z	_	High-Z	_	
Read Cycle	L	L H L	H L L	Н	L	Valid	Valid	_	Valid High-Z Valid	_	High-Z Valid Valid	Yes*	trcs ≥ trcs (min)
Write Cycle (Early Write)	L	L H L	H L L	L	Х	Valid	Valid	Valid — Valid	High-Z	— Valid Valid	High-Z	Yes*	twcs ≥ twcs (min)
Read-Modify- Write Cycle	L	L H L	H L L	H→L	L→H	Valid	Valid	Valid — Valid	Valid High-Z Valid	— Valid Valid	High-Z Valid Valid	Yes*	
RAS-only Refresh Cycle	L	Н	Н	Х	Х	Valid	_	_	High-Z	_	High-Z	Yes	
CAS-before- RAS Refresh Cycle	L	L	L	Х	х	_	_	_	High-Z	_	High-Z	Yes	tcsr ≥ tcsr (min)
Hidden Refresh Cycle	H→L	L H L	H L L	Н→Х	L	_	_	_	Valid High-Z Valid	_	High-Z Valid Valid	Yes	Previous data is kept

Note: X; "H" or "L"

^{*;} It is impossible in Hyper Page Mode.




To implement a read operation, a valid address is latched by the \overline{RAS} and \overline{LCAS} or \overline{UCAS} address strobes and with \overline{WE} set to a High level and \overline{OE} set to a Low level, the output is valid once the memory access time has elapsed. DQ_8-DQ_{16} pins is valid when \overline{RAS} and \overline{CAS} are High or until \overline{OE} goes High. The access time is determined by $\overline{RAS}(t_{RAC})$, $\overline{LCAS}/\overline{UCAS}(t_{CAC})$, $\overline{OE}(t_{OEA})$ or column addresses (taa) under the following conditions:


If trcd > trcd (max), access time = tcac.


If trad > trad (max), access time = taa.


If $\overline{\text{OE}}$ is brought Low after trac, tcac, or taa (whichever occurs later), access time = toea.


However, if either LCAS/UCAS or OE goes High, the output returns to a high-impedance state after ton is satisfied.
































Refresh of RAM memory cells is accomplished by performing a read, a write, or a read-modify-write cycle at each of 4096 row addresses every 65.6-milliseconds. Three refresh modes are available: RAS-only refresh, CAS-before-RAS refresh, and hidden

RAS-only refresh is performed by keeping RAS Low and LCAS and UCAS High throughout the cycle; the row address to be $\ \ \, \text{refreshed is latched on the falling edge of } \overline{\text{RAS}}. \, \text{During } \overline{\text{RAS}} \text{-only refresh, DQ pins are kept in a high-impedance state.}$



CAS-before-RAS refresh is an on-chip refresh capability that eliminates the need for external refresh addresses. If LCAS or UCAS is held Low for the specified setup time (tcsr) before RAS goes Low, the on-chip refresh control clock generators and refresh address counter are enabled. An internal refresh operation automatically occurs and the refresh address counter is internally incremented in preparation for the next $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh operation.





A special timing sequence using the $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh counter test cycle provides a convenient method to verify the function of $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh circuitry. If a $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh cycle $\overline{\text{CAS}}$ makes a transition from High to Low while $\overline{\text{RAS}}$ is held Low, read and write operations are enabled as shown above. Row and column addresses are defined as follows:

Row Address: Bits A_0 through A_{11} are defined by the on-chip refresh counter.

Column Address: Bits A_0 through A_7 are defined by latching levels on A_0 - A_7 at the second falling edge of $\overline{\text{CAS}}$.


The CAS-before-RAS Counter Test procedure is as follows;

- 1) Initialize the internal refresh address counter by using 8 $\overline{\text{RAS}}$ only refresh cycles.
- 2) Use the same column address throughout the test.
- 3) Write "0" to all 4096 row addresses at the same column address by using normal write cycles.
- 4) Read "0" written in procedure 3) and check; simultaneously write "1" to the same addresses by using CAS-before-RAS refresh counter test (read-modify-write cycles). Repeat this procedure 4096 times with addresses generated by the internal refresh address counter.
- 5) Read and check data written in procedure 4) by using normal read cycle for all 4096 memory locations.
- 6) Reverse test data and repeat procedures 3), 4), and 5).

(At recommended operating conditions unless otherwise noted.)

No.	Devemeter	Symbol	MB81V1	6165A-60	MB81V1	Unit	
NO.	Parameter	Symbol	Min.	Max.	Min.	Max.	Oiiii
69	Access Time from CAS	t FCAC	ı	50		55	ns
70	Column Address Hold Time	t FCAH	35	_	35	_	ns
71	CAS to WE Delay Time	tfcwd	70	_	77	_	ns
72	CAS Pulse width	t FCAS	90	_	99	_	ns
73	RAS Hold Time	t FRSH	90	_	99	_	ns

Note: Assumes that $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh counter test cycle only.



(At recommended operating conditions unless otherwise noted.)

	у при								
No.	Parameter	Symbol	MB81V1	6165A-70	MB81V1	Unit			
140.	i alametei	Syllibol	Min.	Max.	Min.	Max.) Oilit		
74	RAS Pulse Width	trass	100	ı	100	1	μs		
75	RAS Precharge Time	t RPS	104	_	124	_	ns		
76	CAS Hold Time	tснs	-50	_	-50	_	ns		

Note: Assumes self refresh cycle only

DESCRIPTION

The self refresh cycle provides a refresh operation without external clock and external Address. Self refresh control circuit on chip is operated in the self refresh cycle and refresh operation can be automatically executed using internal refresh address counter and timing generator.

If $\overline{\text{CAS}}$ goes to "L" before $\overline{\text{RAS}}$ goes to "L" (CBR) and the condition of $\overline{\text{CAS}}$ "L" and $\overline{\text{RAS}}$ "L" is kept for term of trass (more than 100 μ s), the device can enter the self refresh cycle. Following that, refresh operation is automatically executed at fixed intervals using internal refresh address counter during " $\overline{\text{RAS}}$ =L" and " $\overline{\text{CAS}}$ =L".


Exit from self refresh cycle is performed by toggling of \overline{RAS} and \overline{CAS} to "H" with specified t_{CHS} min.. In this time, \overline{RAS} must be kept "H" with specified t_{RPS} min.

Using self refresh mode, data can be retained without external CAS signal during system is in standby.

Restruction for Self refresh operation :


For self refresh operation, the notice below must be considered.

- In the case that distributed CBR refresh are operated between read/write cycles
 Self refresh cycles can be executed without special rule if 4,096 cycles of distributed CBR refresh are executed within tree max.
- 2) In the case that burst CBR refresh or distributed/burst/RAS-only refresh are operated between read/write cycles 4,096 times of burst CBR refresh or 4,096 times of burst/RAS-only refresh must be executed before and after Self refresh cycles.




* read/write operation can be performed non refresh time within this or time

■ PACKAGE DIMENSIONS



(Continued)
(Suffix: -PFTN)



FUJITSU LIMITED

For further information please contact:

Japan

FUJITSU LIMITED
Corporate Global Business Support Division
Electronic Devices
KAWASAKI PLANT, 4-1-1, Kamikodanaka
Nakahara-ku, Kawasaki-shi
Kanagawa 211-88, Japan

Tel: (044) 754-3763 Fax: (044) 754-3329

North and South America

FUJITSU MICROELECTRONICS, INC. Semiconductor Division 3545 North First Street San Jose, CA 95134-1804, U.S.A.

Tel: (408) 922-9000 Fax: (408) 432-9044/9045

Europe

FUJITSU MIKROELEKTRONIK GmbH Am Siebenstein 6-10 63303 Dreieich-Buchschlag Germany

Tel: (06103) 690-0 Fax: (06103) 690-122

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE. LIMITED #05-08, 151 Lorong Chuan New Tech Park

Singapore 556741 Tel: (65) 281-0770 Fax: (65) 281-0220 All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.

F9703

© FUJITSU LIMITED Printed in Japan